View 24AA32-SM_1355388.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2004 microchip technology inc. ds21124e-page 1 features ? voltage operating range: 1.8v to 6.0v - peak write current 3 ma at 6.0v - maximum read current 150 a at 6.0v - standby current 1 a typical industry standard two-wire bus protocol, i 2 c ? compatible - including 100 khz (1.8v) and 400 khz (5v) modes self-timed erase and write cycles power on/off data protection circuitry endurance: - 10,000,000 erase/write (e/w) cycles guaran- teed for high endurance block - 1,000,000 e/w cycles guaranteed for standard endurance block 8 byte page, or byte modes available 1 page x 8 line input cache (64 bytes) for fast write loads schmitt trigger, filtered inputs for noise suppression output slope control to eliminate ground bounce 2 ms typical write cycle time, byte or page factory programming (qtp) available up to 8 devices may be connected to the same bus for up to 256k bits total memory electrostatic discharge protection > 4000v data retention > 200 years 8-pin pdip/soic packages temperature ranges description the microchip technology inc. 24aa32 is a 4k x 8 (32k bit) serial electrically erasable prom capable of operation across a broad voltage range (1.8v to 6.0v). this device has been developed for advanced, low power applications such as personal communications or data acquisition. the 24aa32 features an input cache for fast write loads with a capacity of eight 8-byte pages, or 64 bytes. it also features a fixed 4k bit block of ultra-high endurance memory for data that changes frequently. the 24aa32 is capable of both random and sequential reads up to the 32k boundary. functional address lines allow up to eight 24aa32 devices on the same bus, for up to 256k bits address space. - commercial (c): 0c to +70c block diagram advanced cmos technology and broad voltage range make this device ideal for low-power/low voltage, non- volatile code package typesand data applications. the 24aa32 is available in the standard 8-pin plastic dip and 8-pin surface mount soic package. 24aa32 a0 a1 a2 v ss 1 2 3 4 8 7 6 5 v cc nc scl sda 24aa32 a0 a1 a2 v ss 1 2 3 4 8 7 6 5 v cc nc scl sda pdip soic hv generator eeprom array page latches ydec xdec sense amp r/w control memory control logic i/o control logic sda scl v cc v ss i/o a2 a1 a0 cache 24aa32 32k 1.8v i 2 c ? smart serial ? eeprom i 2 c is a trademark of philips corporation. smart serial is a trademark of microchip technology inc. obsolete device please use 24aa32a or 24aa65.
24aa32 ds21124e-page 2 ? 2004 microchip technology inc. 1.0 electrical characteristics 1.1 maximum ratings* v cc ..................................................................................7.0v all inputs and outputs w.r.t. v ss ............... -0.6v to v cc +1.0v storage temperature .....................................-65c to +150c ambient temp. with power applied ................-65c to +125c soldering temperature of leads (10 seconds) ............. +300c esd protection on all pins .................................................. 4 kv *notice: stresses above those listed under ?maximum ratings? may cause permanent damage to the device. this is a stress rat- ing only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not imp lied. exposure to maximum rating conditions for extended periods may affect device reliability. table 1-1: pin function table name function a0,a1,a2 user configurable chip selects v ss ground sda serial address/data i/o scl serial clock v cc +1.8v to 6.0v power supply nc no internal connection table 1-2: dc characteristics figure 1-1: bus timing start/stop v cc = +1.8v to 6.0v commercial (c): tamb = 0c to +70c industrial (i): tamb = -40c to +85c parameter symbol min max units conditions a0, a1, a2, scl and sda pins: high level input voltage v ih .7 v cc ?v low level input voltage v il ?.3 vcc v hysteresis of schmitt trigger inputs v hys .05 v cc ?v(note) low level output voltage v ol ?.40 vi ol = 3.0 ma input leakage current i li -10 10 av in = .1v to v cc output leakage current i lo -10 10 av out = .1v to v cc pin capacitance (all inputs/outputs) c in , c out ?10pfv cc = 5.0v (note) tamb = 25c, fclk = 1 mhz operating current i cc write i cc read ? ? 3 150 ma a v cc = 6.0v, scl = 400 khz v cc = 6.0v, scl = 400 khz standby current i ccs ?5 2 a a v cc = 5.0v, scl = sda = v cc a0, a1, a2 = v ss (note) v cc = 1.8v, scl = sda = v cc a0, a1, a2 = v ss (note) note: this parameter is periodically sampled and not 100% tested. t su : sta t hd : sta v hys t su : sto start stop scl sda
? 2004 microchip technology inc. ds21124e-page 3 24aa32 table 1-3: ac characteristics figure 1-2: bus timing data parameter symbol v cc = 1.8v-6.0v std. mode v cc = 4.5 - 6.0v fast mode units remarks min max min max clock frequency f clk ? 100 ? 400 khz clock high time t high 4000 ? 600 ? ns clock low time t low 4700 ? 1300 ? ns sda and scl rise time t r ? 1000 ? 300 ns (note 1) sda and scl fall time t f ? 300 ? 300 ns (note1) start condition hold time t hd : sta 4000 ? 600 ? ns after this period the first clock pulse is generated start condition setup time t su : sta 4700 ? 600 ? ns only relevant for repeated start condition data input hold time t hd : dat 0?0?ns data input setup time t su : dat 250 ? 100 ? ns stop condition setup time t su : sto 4000 ? 600 ? ns output valid from clock t aa ? 3500 ? 900 ns (note 2) bus free time t buf 4700 ? 1300 ? ns time the bus must be free before a new transmission can start output fall time from v ih min to v il max t of ?25020 +0.1 c b 250 ns (note 1), c b 100 pf input filter spike suppression (sda and scl pins) t sp ? 50 ? 50 ns (note 3) write cycle time t wr ? 5 ? 5 ms/page (note 4) endurance high endurance block rest of array ? ? 10m 1m ? ? 10m 1m ? ? cycles 25c, vcc = 5.0v, block cycle mode (note 5) note 1: not 100% tested. c b = total capacitance of one bus line in pf. 2: as a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of scl to avoid unintended generation of start or stop conditions. 3: the combined t sp and v hys specifications are due to new schmitt trigger inputs which provide improved noise and spike suppression. this eliminates the need for a ti specification for standard operation. 4: the times shown are for a single page of 8 bytes. multiply by the number of pages loaded into the write cache for total time. 5: this parameter is not tested but guaranteed by characterization. for endurance estimates in a specific application, please consult the total endurance model which can be obtained on our website. scl sda in sda out t su : sta t sp t aa t f t low t high t hd : sta t hd : dat t su : dat t su : sto t buf t aa t r
24aa32 ds21124e-page 4 ? 2004 microchip technology inc. 2.0 functional description the 24aa32 supports a bidirectional two-wire bus and data transmission protocol. a device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. the bus must be controlled by a master device which generates the serial clock (scl), controls the bus access, and generates the start and stop conditions, while the 24aa32 works as slave. both master and slave can operate as trans- mitter or receiver but the master device determines which mode is activated. 3.0 bus characteristics the following bus protocol has been defined: data transfer may be initiated only when the bus is not busy. during data transfer, the data line must remain stable whenever the clock line is high. changes in the data line while the clock line is high will be interpreted as a start or stop condition. accordingly, the following bus conditions have been defined (figure 3-1). 3.1 bus not busy (a) both data and clock lines remain high. 3.2 start data transfer (b) a high to low transition of the sda line while the clock (scl) is high determines a start condition. all commands must be preceded by a start condi- tion. 3.3 stop data transfer (c) a low to high transition of the sda line while the clock (scl) is high determines a stop condition. all operations must be ended with a stop condition. 3.4 data valid (d) the state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the high period of the clock signal. the data on the line must be changed during the low period of the clock signal. there is one clock pulse per bit of data. each data transfer is initiated with a start condition and terminated with a stop condition. the number of the data bytes transferred between the start and stop conditions is determined by the master device. 3.5 acknowledge each receiving device, when addressed, is obliged to generate an acknowledge signal after the reception of each byte. the master device must generate an extra clock pulse which is associated with this acknowledge bit. a device that acknowledges must pull down the sda line during the acknowledge clock pulse in such a way that the sda line is stable low during the high period of the acknowledge related clock pulse. of course, setup and hold times must be taken into account. dur- ing reads, a master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. in this case, the slave (24aa32) will leave the data line high to enable the master to generate the stop condition. note: the 24aa32 does not generate any acknowledge bits if an internal program- ming cycle is in progress. figure 3-1: data transfer sequence on the serial bus scl sda (a) (b) (d) (d) (a) (c) start condition address or acknowledge valid data allowed to change stop condition
? 2004 microchip technology inc. ds21124e-page 5 24aa32 3.6 device addressing a control byte is the first byte received following the start condition from the master device. the control byte consists of a four bit control code; for the 24aa32 this is set as 1010 binary for read and write operations. the next three bits of the control byte are the device select bits (a2, a1, a0). they are used by the master device to select which of the eight devices are to be accessed. these bits are in effect the three most significant bits of the word address. the last bit of the control byte defines the operation to be performed. when set to a one a read operation is selected, and when set to a zero a write operation is selected. the next two bytes received define the address of the first data byte (figure 3-3). because only a11...a0 are used, the upper four address bits must be zeros. the most signif- icant bit of the most significant byte of the address is transferred first. following the start condition, the 24aa32 monitors the sda bus checking the device type identifier being transmitted. upon receiving a 1010 code and appropri- ate device select bits, the slave device outputs an acknowledge signal on the sda line. depending on the state of the r/w bit, the 24aa32 will select a read or write operation. figure 3-2: control byte allocation operation control code device select r/w read 1010 device address 1 write 1010 device address 0 slave address 1 0 1 0 a2 a1 a0 r/w a start read/write figure 3-3: address sequence bit assignments 1010 a 2 a 1 a 0 r/w 0000 a 11 a 10 a 9 a 7 a 0 a 8 ?? ? ??? slave address device select bus control byte address byte 1 address byte 0
24aa32 ds21124e-page 6 ? 2004 microchip technology inc. 4.0 write operation 4.1 split endurance the 24aa32 is organized as a continuous 32k block of memory. however, the first 4k, starting at address 000, is rated at 10,000,000 e/w cycles guaranteed. the remainder of the array, 28k bits, is rated at 100,000 e/ w cycles guaranteed. this feature is helpful in applica- tions in which some data change frequently, while a majority of the data change infrequently. one example would be a cellular telephone in which last-number redial and microcontroller scratch pad require a high- endurance block, while speed dials and lookup tables change infrequently and so require only a standard endurance rating. 4.2 byte write following the start condition from the master, the con- trol code (four bits), the device select (three bits), and the r/w bit which is a logic low are clocked onto the bus by the master transmitter. this indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowl- edge bit during the ninth clock cycle. therefore the next byte transmitted by the master is the high-order byte of the word address and will be written into the address pointer of the 24aa32. the next byte is the least significant address byte. after receiving another acknowledge signal from the 24aa32 the master device will transmit the data word to be written into the addressed memory location. the 24aa32 acknowledges again and the master gen- erates a stop condition. this initiates the internal write cycle, and during this time the 24aa32 will not generate acknowledge signals (figure 4-1). 4.3 page write the write control byte, word address and the first data byte are transmitted to the 24aa32 in the same way as in a byte write. but instead of generating a stop condi- tion, the master transmits up to eight pages of eight data bytes each (64 bytes total) which are temporarily stored in the on-chip page cache of the 24aa32. they will be written from cache into the eeprom array after the master has transmitted a stop condition. after the receipt of each word, the six lower order address pointer bits are internally incremented by one. the higher order seven bits of the word address remain constant. if the master should transmit more than eight bytes prior to generating the stop condition (writing across a page boundary), the address counter (lower three bits) will roll over and the pointer will be incre- mented to point to the next line in the cache. this can continue to occur up to eight times or until the cache is full, at which time a stop condition should be generated by the master. if a stop condition is not received, the cache pointer will roll over to the first line (byte 0) of the cache, and any further data received will overwrite pre- viously captured data. the stop condition can be sent at any time during the transfer. as with the byte write operation, once a stop condition is received, an internal write cycle will begin. the 64-byte cache will continue to capture data until a stop condition occurs or the oper- ation is aborted (figure 4-2). figure 4-1: byte write figure 4-2: page write (for cache write, see figure 7-1) 0000 bus activity master sda line bus activity s t a r t control byte word address (1) word address (0) data a c k a c k a c k a c k s t o p s p 0000 bus activity master sda line bus activity s t a r t control byte word address (1) word address (2) data n a c k a c k a c k a c k s t o p data n + 7 s p
? 2004 microchip technology inc. ds21124e-page 7 24aa32 5.0 acknowledge polling since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). once the stop condition for a write com- mand has been issued from the master, the device ini- tiates the internally timed write cycle. ack polling can be initiated immediately. this involves the master send- ing a start condition followed by the control byte for a write command (r/w = 0). if the device is still busy with the write cycle, then no ack will be returned. if the cycle is complete, then the device will return the ack and the master can then proceed with the next read or write command. see figure 5-1 for flow diagram. figure 5-1: acknowledge polling flow send write command send stop condition to initiate write cycle send start send control byte with r/w = 0 did device acknowledge (ack = 0)? next operation no yes 6.0 read operation read operations are initiated in the same way as write operations with the exception that the r/w bit of the slave address is set to one. there are three basic types of read operations: current address read, random read, and sequential read. 6.1 current address read the 24aa32 contains an address counter that main- tains the address of the last word accessed, internally incremented by one. therefore, if the previous access (either a read or write operation) was to address n (n is any legal address), the next current address read oper- ation would access data from address n + 1. upon receipt of the slave address with r/w bit set to one, the 24aa32 issues an acknowledge and transmits the eight bit data word. the master will not acknowledge the transfer but does generate a stop condition and the 24aa32 discontinues transmission (figure 6-1). 6.2 random read random read operations allow the master to access any memory location in a random manner. to perform this type of read operation, first the word address must be set. this is done by sending the word address to the 24aa32 as part of a write operation (r/w bit set to 0). after the word address is sent, the master generates a start condition following the acknowledge. this termi- nates the write operation, but not before the internal address pointer is set. then the master issues the con- trol byte again but with the r/w bit set to a one. the 24aa32 will then issue an acknowledge and transmit the eight bit data word. the master will not acknowl- edge the transfer but does generate a stop condition which causes the 24aa32 to discontinue transmission (figure 6-2). figure 6-1: current address read sp bus activity master sda line bus activity s t a r t control byte data byte s t o p a c k n o a c k
24aa32 ds21124e-page 8 ? 2004 microchip technology inc. 6.3 contiguous addressing across multiple devices the device select bits a2, a1, a0 can be used to expand the contiguous address space for up to 256k bits by adding up to eight 24aa32's on the same bus. in this case, software can use a0 of the control byte as address bit a12, a1 as address bit a13, and a2 as address bit a14. 6.4 sequential read sequential reads are initiated in the same way as a ran- dom read except that after the 24aa32 transmits the first data byte, the master issues an acknowledge as opposed to the stop condition used in a random read. this acknowledge directs the 24aa32 to transmit the next sequentially addressed 8 bit word (figure 6-3). following the final byte transmitted to the master, the master will not generate an acknowledge but will gen- erate a stop condition. to provide sequential reads the 24aa32 contains an internal address pointer which is incremented by one at the completion of each operation. this address pointer allows the entire memory contents to be serially read during one operation. the address pointer, however, will not roll over from address 07ff to address 0000. it will roll from 07ff to unused memory space. 6.5 noise protection the scl and sda inputs have filter circuits which sup- press noise spikes to ensure proper device operation even on a noisy bus. all i/o lines incorporate schmitt triggers for 400 khz (fast mode) compatibility. figure 6-2: random read figure 6-3: sequential read sda line bus control byte word address (1) s t o p s t a r t a c k a c k a c k activity: a c k n o data n 000 word address (0) s t a r t control byte a c k 0 s p s bus activity master sda line bus activity control byte a c k n o a c k a c k a c k a c k data n data n + 1 data n + 2 data n + x s t o p p
? 2004 microchip technology inc. ds21124e-page 9 24aa32 6.6 page cache and array mapping the cache is a 64 byte (8 pages x 8 bytes) fifo buffer. the cache allows the loading of up to 64 bytes of data before the write cycle is actually begun, effectively pro- viding a 64-byte burst write at the maximum bus rate. whenever a write command is initiated, the cache starts loading and will continue to load until a stop bit is received to start the internal write cycle. the total length of the write cycle will depend on how many pages are loaded into the cache before the stop bit is given. maximum cycle time for each page is 5 ms. even if a page is only partially loaded, it will still require the same cycle time as a full page. if more than 64 bytes of data are loaded before the stop bit is given, the address pointer will 'wrap around' to the beginning of cache page 0 and existing bytes in the cache will be overwrit- ten. the device will not respond to any commands while the write cycle is in progress. 6.7 cache write starting at a page boundary if a write command begins at a page boundary (address bits a2, a1 and a0 are zero), then all data loaded into the cache will be written to the array in sequential addresses. this includes writing across a 4k block boundary. in the example shown below, (figure 4-2) a write command is initiated starting at byte 0 of page 3 with a fully loaded cache (64 bytes). the first byte in the cache is written to byte 0 of page 3 (of the array), with the remaining pages in the cache written to sequential pages in the array. a write cycle is executed after each page is written. since the write begins at page 3 and 8 pages are loaded into the cache, the last 3 pages of the cache are written to the next row in the array. 6.8 cache write starting at a non-page boundary when a write command is initiated that does not begin at a page boundary (i.e., address bits a2, a1 and a0 are not all zero), it is important to note how the data is loaded into the cache, and how the data in the cache is written to the array. when a write command begins, the first byte loaded into the cache is always loaded into page 0. the byte within page 0 of the cache where the load begins is determined by the three least significant address bits (a2, a1, a0) that were sent as part of the write command. if the write command does not start at byte 0 of a page and the cache is fully loaded, then the last byte(s) loaded into the cache will roll around to page 0 of the cache and fill the remaining empty bytes. if more than 64 bytes of data are loaded into the cache, data already loaded will be overwritten. in the example shown in figure 7-2, a write command has been initi- ated starting at byte 2 of page 3 in the array with a fully loaded cache of 64 bytes. since the cache started load- ing at byte 2, the last two bytes loaded into the cache will'roll over' and be loaded into the first two bytes of page 0 (of the cache). when the stop bit is sent, page 0 of the cache is written to page 3 of the array. the remaining pages in the cache are then loaded sequen- tially to the array. a write cycle is executed after each page is written. if a partially loaded page in the cache remains when the stop bit is sent, only the bytes that have been loaded will be written to the array. 6.9 power management this design incorporates a power standby mode when the device is not in use and automatically powers off after the normal termination of any operation when a stop bit is received and all internal functions are com- plete. this includes any error conditions, ie. not receiv- ing an acknowledge or stop condition per the two-wire bus specification. the device also incorporates v dd monitor circuitry to prevent inadvertent writes (data cor- ruption) during low-voltage conditions. the v dd moni- tor circuitry is powered off when the device is in standby mode in order to further reduce power consumption. 7.0 pin descriptions 7.1 a0, a1, a2 chip address inputs the a0..a2 inputs are used by the 24aa32 for multiple device operation and conform to the two-wire bus stan- dard. the levels applied to these pins define the address block occupied by the device in the address map. a particular device is selected by transmitting the corresponding bits (a2, a1, a0) in the control byte (figure 3-3). 7.2 sda serial address/data input/output this is a bidirectional pin used to transfer addresses and data into and data out of the device. it is an open drain terminal, therefore the sda bus requires a pullup resistor to v cc (typical 10k ? for 100 khz, 2 k ? for 400 khz) for normal data transfer sda is allowed to change only during scl low. changes during scl high are reserved for indicating the start and stop condi- tions. 7.3 scl serial clock this input is used to synchronize the data transfer from and to the device.
24aa32 ds21124e-page 10 ? 2004 microchip technology inc. figure 7-1: cache write to the array starting at a page boundary figure 7-2: cache write to the array starting at a non-page boundary 1 write command initiated at byte 0 of page 3 in the array; first data byte is loaded into the cache byte 0. 2 64 bytes of data are loaded into cache. 3 write from cache into array initiated by stop bit. page 0 of cache written to page 3 of array. write cycle is executed after every page is written. 4 remaining pages in cache are written to sequential pages in array. cache byte 0 cache byte 1 cache byte 7 cache page 1 bytes 8-15 page 0 cache page 2 bytes 16-23 cache page 7 bytes 56-63 page 1 page 2 byte 7 page 4 page 7 page 3 cache page 0 last page in cache written to page 2 in next row. 5 array row n array row n + 1 page 0 page 1 page 2 byte 0 byte 1 page 4 page 7 1 write command initiated; 64 bytes of data loaded into cache starting at byte 2 of page 0. 2 last 2 bytes loaded 'roll over' to beginning. 3 l ast 2 bytes l oaded into p age 0 of cache. 4 write from cache into array initiated by stop bit. page 0 of cache written to page 3 of array. write cycle is executed after every page is written. cache byte 1 cache byte 2 cache byte 7 cache page 1 bytes 8-15 page 0 cache page 2 bytes 16-23 cache page 7 bytes 56-63 page 1 page 2 page 4 page 7 page 3 remaining bytes in cache are written sequentially to array. 5 array row n array row n + 1 cache byte 0 last 3 pages in cache written to next row in array. 6 page 1 page 2 byte 0 byte 2 byte 1 page 4 page 7 byte 7 byte 3 byte 4 page 0
24aa32 ? 2004 microchip technology inc. ds21124e-page 11 24aa32 product identification system to order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory o r the listed sales offices. sales and support data sheets products supported by a preliminary data sheet may have an e rrata sheet describing minor operational differences and recom- mended workarounds. to determine if an erra ta sheet exists for a particular device, please contact one of the following: 1. your local microchip sales office 2. the microchip corporate literature center u.s. fax: (602) 786-7277 3. the microchip worldwide web site (www.microchip.com) package: p = plastic dip (300 mil body), 8-lead sm = plastic soic (207 mil body), 8-lead temperature blank = 0c to +70c range: device: 24aa32 16k i 2 c serial eeprom 24aa32t 16k i 2 c serial eeprom (tape and reel) 24aa32 -/p
24aa32 ds21124e-page 12 ? 2004 microchip technology inc. notes:
? 2004 microchip technology inc. ds21124e-page 13 information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. it is your responsibility to ensure that your application m eets with your specifications. no representation or warranty is given and no liability is assumed by microchip technol ogy incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. use of micr ochip?s products as critical components in life support syst ems is not authorized except with express written approval by microchip. no licenses are conveyed, implicitly or ot herwise, under any intellectual property rights. trademarks the microchip name and logo, the microchip logo, accuron, dspic, k ee l oq , micro id , mplab, pic, picmicro, picstart, pro mate, powersmart, rfpic, and smartshunt are registered trademarks of micr ochip technology incorporated in the u.s.a. and other countries. amplab, filterlab, mxdev, mxlab, picmaster, seeval, smartsensor and the embedded control solutions company are registered trademarks of microchip technology incorporated in the u.s.a. analog-for-the-digital age, app lication maestro, dspicdem, dspicdem.net, dspicworks, ecan, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, migratable memory, mpasm, mplib, mplink, mpsim, pickit, picdem, picdem.net, piclab, pictail, powercal, powerinfo, powermate, powertool, rflab, rfpicdem, select mode, smart serial, smarttel and total endurance ar e trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of mi crochip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2004, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. note the following details of the code protection feature on microchip devices: microchip products meet the specification cont ained in their particular microchip data sheet. microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions. there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip produc ts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property. microchip is willing to work with the customer who is concerned about the integrity of their code. neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are co mmitted to continuously improvin g the code protection features of our products. attempts to break microchip?s code protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona and mountain view, california in october 2003. the company?s quality system processes and procedures are for its picmicro ? 8-bit mcus, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified.
? 2004 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: 480-792-7627 web address: www.microchip.com atlanta 3780 mansell road, suite 130 alpharetta, ga 30022 tel: 770-640-0034 fax: 770-640-0307 boston 2 lan drive, suite 120 westford, ma 01886 tel: 978-692-3848 fax: 978-692-3821 chicago 333 pierce road, suite 180 itasca, il 60143 tel: 630-285-0071 fax: 630-285-0075 dallas 16200 addison road, suite 255 addison plaza addison, tx 75001 tel: 972-818-7423 fax: 972-818-2924 detroit tri-atria office building 32255 northwestern highway, suite 190 farmington hills, mi 48334 tel: 248-538-2250 fax: 248-538-2260 kokomo 2767 s. albright road kokomo, in 46902 tel: 765-864-8360 fax: 765-864-8387 los angeles 25950 acero st., suite 200 mission viejo, ca 92691 tel: 949-462-9523 fax: 949-462-9608 san jose 1300 terra bella avenue mountain view, ca 94043 tel: 650-215-1444 fax: 650-961-0286 toronto 6285 northam drive, suite 108 mississauga, ontario l4v 1x5, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific australia microchip technology australia pty ltd unit 32 41 rawson street epping 2121, nsw sydney, australia tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing unit 706b wan tai bei hai bldg. no. 6 chaoyangmen bei str. beijing, 100027, china tel: 86-10-85282100 fax: 86-10-85282104 china - chengdu rm. 2401-2402, 24th floor, ming xing financial tower no. 88 tidu street chengdu 610016, china tel: 86-28-86766200 fax: 86-28-86766599 china - fuzhou unit 28f, world trade plaza no. 71 wusi road fuzhou 350001, china tel: 86-591-7503506 fax: 86-591-7503521 china - hong kong sar unit 901-6, tower 2, metroplaza 223 hing fong road kwai fong, n.t., hong kong tel: 852-2401-1200 fax: 852-2401-3431 china - shanghai room 701, bldg. b far east international plaza no. 317 xian xia road shanghai, 200051 tel: 86-21-6275-5700 fax: 86-21-6275-5060 china - shenzhen rm. 1812, 18/f, building a, united plaza no. 5022 binhe road, futian district shenzhen 518033, china tel: 86-755-82901380 fax: 86-755-8295-1393 china - shunde room 401, hongjian building, no. 2 fengxiangnan road, ronggui town, shunde district, foshan city, guangdong 528303, china tel: 86-757-28395507 fax: 86-757-28395571 china - qingdao rm. b505a, fullhope plaza, no. 12 hong kong central rd. qingdao 266071, china tel: 86-532-5027355 fax: 86-532-5027205 india divyasree chambers 1 floor, wing a (a3/a4) no. 11, o?shaugnessey road bangalore, 560 025, india tel: 91-80-22290061 fax: 91-80-22290062 japan yusen shin yokohama building 10f 3-17-2, shin yokohama, kohoku-ku, yokohama, kanagawa, 222-0033, japan tel: 81-45-471- 6166 fax: 81-45-471-6122 korea 168-1, youngbo bldg. 3 floor samsung-dong, kangnam-ku seoul, korea 135-882 tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 singapore 200 middle road #07-02 prime centre singapore, 188980 tel: 65-6334-8870 fax: 65-6334-8850 taiwan kaohsiung branch 30f - 1 no. 8 min chuan 2nd road kaohsiung 806, taiwan tel: 886-7-536-4816 fax: 886-7-536-4817 taiwan taiwan branch 11f-3, no. 207 tung hua north road taipei, 105, taiwan tel: 886-2-2717-7175 fax: 886-2-2545-0139 taiwan taiwan branch 13f-3, no. 295, sec. 2, kung fu road hsinchu city 300, taiwan tel: 886-3-572-9526 fax: 886-3-572-6459 europe austria durisolstrasse 2 a-4600 wels austria tel: 43-7242-2244-399 fax: 43-7242-2244-393 denmark regus business centre lautrup hoj 1-3 ballerup dk-2750 denmark tel: 45-4420-9895 fax: 45-4420-9910 france parc d?activite du moulin de massy 43 rue du saule trapu batiment a - ler etage 91300 massy, france tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany steinheilstrasse 10 d-85737 ismaning, germany tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy via salvatore quasimodo, 12 20025 legnano (mi) milan, italy tel: 39-0331-742611 fax: 39-0331-466781 netherlands waegenburghtplein 4 nl-5152 jr, drunen, netherlands tel: 31-416-690399 fax: 31-416-690340 united kingdom 505 eskdale road winnersh triangle wokingham berkshire, england rg41 5tu tel: 44-118-921-5869 fax: 44-118-921-5820 07/12/04 w orldwide s ales and s ervice

▲Up To Search▲

Price & Availability of 24AA32-SM

	To Download 24AA32-SM Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .